A floating memristor emulator composed of off-the-shelf devices is presented to mimic the dynamics of threshold-type binary memristor. The diodes combined with proportional amplifier circuits are used to model the threshold sensitive behavior. By utilizing a bistable circuit, non-volatility and binary characteristic of the memristor emulator are implemented. The impacts of circuit parameters including resistance and capacitance on the memristor properties are explicated. For instance, the ratio of high memristance to low memristance can be changed by altering the specified resistances. Simulation results validate the feasibility of the proposed memristor emulator circuit. Tunable thresholds, a great memductance ratio, binary characteristic, and non-volatility of the memristor emulator are demonstrated experimentally under the inputs of sinusoidal signal and a series of pulses. In addition, state switching rule of the memristor are tested experimentally through applying pulse signals with different frequency or amplitude. Finally, memristor ratioed logic (MRL) circuits containing OR, AND, and XOR logic gates are used to verify the application of the proposed emulator. The emulator can be operated with floating connection and applied in various memristive circuits. Hence, it can offer a platform for the research of the memristor-based applications.
I. INTRODUCTION
Memristor, a two-terminal nonlinear circuit element, has a great potential applied in the memory [1] , digital circuit [2] , [3] , neuro network [4] , chaotic systems [5] , [6] , and analog circuit design [7] , [8] . Since the nanoscale memristor was first found by HP lab [9] , more memristive devices made up of different materials have been fabricated, such as TaO x [10] , NiO x [11] , and so on. Threshold-type switching behaviors are commonly observed in many physical memristive devices, whose dynamic behavior will keep unchanged until the voltage across them exceeds the threshold [12] . When memristor is applied in the realms of digital circuit and memory, its critical features are non-volatility and binary switching characteristic. The high memristance (HRS) and low memristance (LRS) are regarded as logic ''0'' and ''1'', and the memristance value can be changed very abruptly between LRS and HRS.
To date, physical nanoscale memristors still have technical difficulties in production, and commercial memristors have The associate editor coordinating the review of this manuscript and approving it for publication was Sun Junwei . a high cost. However, memristor emulators are cost-efficient and easy to implement. Several computer simulation models have been proposed to imitate the dynamics of memristor [13] - [15] , however, they cannot be connected with the physical electronic devices. Additionally, much effort has been devoted to design the hardware emulators.
The previous memristor emulators can be classified into two types: one type is the analog emulator, which is based on analog circuit by exploiting common electronic components, such as operational amplifier, second generation current conveyor (CCII), MOSFETs, multiplier, operational transconductance amplifier (OTA), voltage differencing current conveyor (VDCC) and so on [16] - [25] ; the other one is the digital emulator which is mainly based on a microcontroller [26] - [28] .
A memristor emulator built with off-the-shelf solid state devices is presented in [16] to imitate the behavior of currentcontrolled linear TiO 2 memristor model. In [17] , four CCIIs, a multiplier, and several circuit elements are used to design a floating-type memristor emulator, which perfectly matches the voltage-controlled linear mathematical model. A MOSbased circuit implementation is proposed in [18] , where four VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ MOS transistors are utilized to emulate a TiO 2 memristor. In [19] , a simple memristor emulator circuit composed of only one VDCC, two PMOS transistors and one grounded capacitor is proposed and verified. It has advantages of simple structure and low consumption. However, it has the limitation of ground connection and it only can mimic the dynamics of ideal memristor. Considering that the programmed information is contained as the charge of the capacitor C, analog emulators have the demerit of volatility because of the discharge of the capacitor. In order to solve this issue, [20] can implement the non-volatility for a short time by cutting the leaking paths of the capacitor. Although this method can increase the time constant RC, the capacitor discharge will ultimately occur when the input voltage is not applied. The circuit proposed in [26] utilizes a digital potentiometer whose value is updated by a microprocessor, and the analog-to-digital converter (ADC) is required. In [27] , a digital memristor hardware simulator is designed based on field-programmable gate array (FPGA). The memristor emulators in [26] , [27] are based on the threshold-type bipolar memristor model. In addition, two discrete and continuous versatile memristor models alongside their FPGA realizations are proposed in [28] . Noted that unless an interface circuit is added, such as for example an ADC and a digital potentiometer, then the FPGA based memristor emulator cannot be connected to an external circuit as a complete digital memristor emulator.
The analog emulator has the advantages of easy implementation and low cost. For the digital emulator, the memristance can be easily programmed. However, its accuracy counts for the resolution of AD sampling and digital potentiometer, and frequency range of operation is limited by the speed of the microprocessor. For the most of the previously reported analog emulator circuits, threshold effect is not taken into consideration. Furthermore, their design is based on the ideal model and non-volatility is unavailable. Considering the wide applications of binary memristor and research status of memristor emulators, we intend to design a simple and practical circuit for emulating the behavior of threshold-type binary memristor.
In this paper, the practical mathematical model and emulator design principle of the threshold-type binary memristor are described in Section II. The Pspice simulation analysis and demonstration of the emulator are given in Section III. The experiment results of the proposed circuit under the sinusoidal signal and a series of pulses are presented in Section IV. MRL application circuits are tested to verity the performance of the emulator circuit in Section V. A short conclusion is given in Section VI.
II. PRACTICAL MODEL AND EMULATOR CIRCUIT OF MEMRISTOR A. MATHEMATICAL MODEL
Considering the limitations of the previous linear memristor emulators, we intend to design a practical model and corresponding emulator circuit that can be applied to emulate the behavior of threshold-type binary memristor and its application circuits. Here, the voltage-controlled memristor is taken as a case study of memristor emulator. The definition of each memristor is based on Ohm's equation and a state equation. The general definition of a voltage-controlled memristor is given by the following relations [29] 
where x is the internal state variable, v and i denote the voltage and current of the device, G denotes the memductance, and f is the function of the derivative of state variable x.
A specific model of a voltage-controlled memristive system with threshold has been proposed in [12] . Such threshold effect is described by
where, v th is the threshold voltage. The state of memristor will not have a remarkable change unless the exciting voltage exceeds the threshold. The coefficients α and β are used to characterize the rate of state variable change.
With respect to voltage-controlled binary memristor, it only has two stable memductances, i.e. G H and G L , which correspond to low memristance (LRS) and high memristance (HRS), respectively. For simplicity, the memductance is described by the following expression
where, X 1 and X 2 are the thresholds of state switching.
B. EMULATOR CIRCUIT
According to the above mathematical model, a floating emulator circuit is proposed, which can be divided into seven parts, i.e. part x -part~, as shown in Fig. 1 . The emulator has two terminals, i.e. A and B, and it can be operated as a floating two-terminal device. v is the voltage across the memristor, and i is the current flowing through the memristor. It can be seen from Fig. 1 that the emulator is only composed of off-the-shelf electronic components, where U1 and U2 are the operational amplifiers TL084 (four-channel), U3 is the multiplier AD633, and U4 and U5 are the CCIIs AD844. The detail descriptions of each part are given as follows.
1) PART x AND PART y
Part x involves two voltage followers, with the aim of preventing the input signal from being affected by the subsequent circuits. Part y is a difference amplifier, consisting of U1C, R sb1 , R sb2 , R sb3 , and R sb4 . In order to sense and offer the memristor voltage, the parameter configurations should be set as R sb1 = R sb2 and R sb3 = R sb4 . Based on the fundamental circuit analysis method, it can be obtained as
The threshold voltages are modeled by using the thresholds of ideal diodes connected in anti-parallel and a resistor R G1 , as shown in Fig. 2(a) , where the diode can be considered as a switch with an inside DC power. The value of inside DC power is a constant value V th . It is worth noting that D1 is either of the same type of D2 or not. For simplicity, D1 and D2 are the same diode in this paper. If the input voltage is greater than the threshold voltage v th of the diode D1 or less than the threshold voltage -v th of the diode D2, the input voltage can be delivered to the output terminal. If the input voltage is within the threshold voltages of the diodes, the output voltage can be regarded as zero. Once the non-ideal factors are ignored, the transfer characteristic curve from v to v' is depicted as Fig. 2(b) . The clipped memristor voltage v' will be then delivered to the next stage. Based on the ideal model of the diode, it can be deduced that the relation between the input and output voltage is represented as:
In digital simulation platform, the threshold voltages of the diodes can be set arbitrarily, however, the thresholds are fixed in hardware circuit. For different type of memristors, their threshold voltages may be various. Hence, two inverting amplifiers need to be added into the circuit of Fig. 2 (a) for changing the thresholds, of which one is replaced by U1C and the other one is composed of U1D, as shown in Fig. 1 . U1C is not only used to sense the memristor voltage, but also for adjusting thresholds. The corresponding ideal transfer characteristic curves for three different cases are shown in Fig. 3 . Assuming that the gain of the difference amplifier U1C is −k and the gain of the inverting amplifier U1D is −k'. In order to guarantee that the transfer coefficient is 1, the following equation should hold
Equation (7) can be transferred into:
The transfer function can be rewritten as:
Observe from (9) that there exist three different cases. When k < 1, the threshold voltages of the emulator can be increased. As k = 1, the thresholds of the emulator are the same with that of the diodes. If you need smaller thresholds, you can set k > 1. Based on the above analysis, the thresholds can be easily varied by selecting different resistances of R sb1 , R sb3 , R G1 , and R G2 .
3) PART {
Due to the memductance is dependent of the history state, the integrator circuit is necessary in the design of memristor emulator. Part { is a real inverting integrator, which is different from the ideal one. The extra resistor R c is required due to the fact that non-ideal of operational amplifier may give rise to a low DC offset voltage with the zero input. The capacitor C i acts as an open circuit with DC excitation, resulting in the infinite open-loop gain of a real operational amplifier. Without the resistor R c , a low offset voltage may cause output voltage drifts until output saturation appears. Hence, resistor with high value, R c , is connected in parallel with the capacitor C i , which can limit the output drift to a preferably small value. As a matter of experience, the value of R c should be ten times as larger as R i at least. A detail quantitative analysis about the real integral circuit and ideal VOLUME 7, 2019 integral circuit has been illustrated in our previous paper [30] , which indicates that the high resistor R c has an effect on the circuit, but the produced errors are allowable. For the sake of simplification, its output voltage is written as:
The output voltage is determined by the values of R i and C i as well as the input voltage. By choosing different parameter combinations (R i and C i ), the memristor emulator can be operated at different frequency ranges. If the operation frequency of memristor is lower, R i C i need have a higher value, and vice versa.
4) PART |
In the practical analog circuit, the implementation of continuous multi-states storage is difficult. Hence, we choose the non-volatile binary memristor as our target to design its emulator. By utilizing the dual power supply of the operational amplifier, two stable voltage levels are used to reflect two stable memductances. Herein, the bistable circuit is exploited to implement non-volatility and binary characteristic, as shown in Fig. 4 (a). Since the memductance is determined by the integral of clipped voltage, the computed voltage v x is input into this part. In the case of v x > v TH , the output of the circuit switches to the negative state V EE . When v x < v TL , the output changes into the positive state V CC . In addition, when the input voltage lies within the threshold voltages (v TL < v x < v TH ), the input signal will have no effect. The ideal transfer characteristic curve is depicted in Fig. 4(b) . The transfer function of the bistable circuit is represented as:
where, V CC and V EE are the positive voltage and negative voltage of the dual power, respectively. The expressions of the voltages v TH and v TL are written as:
In addition to a bistable circuit, an inverting summing amplifier, consisting of U2C, R 2 , R 3 , R 4 , and V s , is used to assure the output voltage v G has the single polarity. The output of U2C is written as:
where, a = R 4 /R 2 , b = R 4 /R 3 , and V s = V CC /10. The voltages aV EE +bV s and aV CC +bV s are used to reflect the low memductance and high memductance of the memristor, respectively. Thus, the ratio of the high memductance to the low memductance can be derived as:
Obviously, β can be changed easily only by altering the resistances of R 2 , R 3 , and R 4 . If we want a great value of β, aV EE + bV s needs to approach zero.
5) PART }
Multiplier is an important part of the emulator, and it can be used to generate a voltage proportional of the memristor current. Two input signals of U3 represent the memristor voltage and memductance, respectively. The resistors R w and R z are used to adjust the coefficient of the multiplication. Based on the datasheet of AD633, the following expression can be obtained:
wo CCIIs in Part~are used to transform the voltage v w into the current i and implement floating connection. In addition, they are exploited to guarantee the currents of the terminal A and the terminal B are equal. Based on the Ohm's law, it can be obtained as
Based on (15) and (16), the relation between the memductance and the voltage v G is written as:
It can be seen that the memductance is dependent of the resistances of R sb1 , R sb3 , R w , R z , and R in . According to the above theoretical analysis, the mathematical model of the proposed memristor emulator circuit can be represented by the following relation
By comparing (18) and (3), it can be seen that (18) is a specific case of (3) as α = 0 and β = 1. Equations (18) and (19) indicate that the proposed emulator circuit can emulate the threshold-type binary memristor.
C. DISTINGUISHED FEATURES
The proposed memristor emulator circuit has the following distinguished features.
1) FLOATING OPERATION
Most applications of memristor demand that memristor is connected with other circuit devices, including memristor, resistor, capacitor, and so on. Hence, floating operation for its application is significantly essential. This feature is achieved by CCIIs.
2) NON-VOLATILITY
Owing to its distinct non-volatility, memristor has shown great potential in diverse fields. With respect to non-volatility of the emulator circuit, it can be carried out by utilizing dual voltage supply of the operational amplifier. On the condition of no input signal, the memductance of the emulator still can be stored.
3) TUNABLE THRESHOLDS
Threshold sensitive behavior is very common in the most of memristive devices. Threshold effect is modeled by two diodes connected in anti-parallel and a resistor. In addition, the difference amplifier and an extra inverting amplifier are used to change the thresholds.
4) A GREAT MEMDUCTANCE RATIO
The ratio between the maximum and the minimum memductance of the real memristor may be very great. For instance, that of HP memristor may be above 100. A great memductance ratio is implemented by setting the ratio of the maximum value to the minimum value of the inverting summing amplifier output.
5) IMPLEMENTATION WITH OFF-THE-SHELF ELECTRONIC COMPONENTS
The proposed memristor emulator circuit is implemented with the off-the-shelf devices, as shown in Fig. 1 .
To implement the above features, more circuit components containing diodes, operational amplifiers are utilized, which inevitably increases the size of the emulator circuit and its consumption. Although the operation frequency range of the memristor emulator can be adjusted by changing the parameters R i and C i , its maximum frequency still be confined by the switching characteristics of active devices. For instance, the output slew rate of TL084 is 16V/µs, and thus the maximum operation frequency can be approximately calculated as (16V/µs)/(15V−(−15V))≈533kHz. If we want obtain a higher operation frequency, the operational amplifier with the better performance should be utilized.
III. SIMULATION ANALYSIS
In order to validate the working of the proposed memristor emulator circuit of Fig. 1 , the Pspice simulation is performed in this section.
Before moving onto simulation results, it is noted that there are some variables of memristor that cannot be measured directly in the circuit and must be calculated based on available data. These issues are suitable for both simulation and experiments. Since v w reflects multiplied i by R in , the memristor current can be read as i = v w /R in . Similarly, the memductance is proportional to the voltage v G and can be described as G = k G v G . Therefore, the voltages v w and v G can be used to represent the current i and the memductance G, respectively.
A. TUNABLE THRESHOLDS
The circuit part z is used to implement the tunable thresholds. The circuit parameters are shown in Table 1 , and both D1 and D2 are 1N4007. By configuring the test input voltage as v = 2sin(2000πt), the simulation results for k = 1, k = 2, and k = 0.5 are presented in Fig. 5 . The simulation waveforms of input signal v and output signal v' are shown in Fig. 5(a) , 5(c), and 5(e). The transfer characteristic curves are shown in Fig. 5(b) , 5(d), and 5(f). From Fig. 5 , we can see that the thresholds can be easily changed by configuring different element values. Based on the theoretical analysis, the thresholds decrease proportionally with k increases, and vice versa. Simulation results indicate that when k = 1, v th = 0.37; v th approximately reduces to 0.20 at k = 2; v th nearly reaches 0.68 at k = 0.5. The errors are caused by the ignored non-ideal characteristics of the diodes. For the real diode, the voltage drop is not fixed and depends on forward current. In addition, there exists a low current under the threshold voltage, as shown in Fig. 5(a) .
B. HYSTERESIS PINCHED LOOP
The circuit parameters for implementing the memristor emulator circuit of Fig. 1 are given in Table 2 . The Lissajous curve of v plotted against v w is used to represent the v-i characteristic curve.
When a sinusoidal input voltage v = 5sin(10 4 πt) is applied to the memristor emulator circuit, the time-domain waveforms of v, v w , and v G are shown in Fig. 6(a) and the momentary v − v w characteristic curve are presented in Fig. 6(b) . In Fig. 6(a) , the current is zero whenever the voltage is zero, and the memductance only has two stable values. Based on the measured value of v G , the calculated β is equal to 198 which represents a wide memductance range. It can be seen that the memristor emulator exhibits a VOLUME 7, 2019 pinched hysteresis loop (PHL) confined to the first and the third quadrants in the v-i plane under a sinusoidal signal with zero mean. The PHL shape of a binary memristor is different from that of a continuous memristor, because of its resistance state changes sharply.
The momentary v-i characteristic curves measured at different input frequencies, i.e. f = 5kHz, f = 30kHz and Fig. 6(c) , which manifests the dependence of the hysteresis lobe area on the frequency of the periodic input signal. Observe that the enclosed area of the PHL decreases monotonically as the frequency of the periodic input voltage, and finally shrinks to a single-value function. Noted that there are two extra lines in the PHL of 30kHz. This is because that the value of state variable of memristor emulator decreases with the frequency, and the memductance switches to another state at the points P and Q, where the voltage signal has exceeded the peak value and the state variable x reaches the state thresholds. When the frequency increases to 60kHz, x cannot reach the thresholds and the memductance will keep unchanged.
C. TUNABLE MEMDUCTANCE RATIO
Based on the aforementioned theoretical analysis, the memductance ratio can be adjusted through changing the values of the specific resistances.
Under the condition of input voltage v = 5sin(10 4 πt), the simulation results of the memristor emulator for different memductance ratios β, are shown in Fig. 7 . The detail parameter values are given in the Table 3 . The transient waveforms of v, v w , and v G are shown in Fig. 7(a) and 7(c) , and the momentary v−v w characteristics are depicted in Fig. 7(b) and Fig. 7(d) . Observe from Fig. 7 that the memductance ratio can be easily changed. Besides a great value, it can also be set as a small value. Through the analysis of the simulation results, it is obvious that the designed emulator satisfies the basis dynamics of a voltage-controlled threshold-type binary memristor.
IV. EXPERIMENTAL TESTS
To further verify simulation results and demonstrate the practicability of the proposed memristor emulator, we constructed the circuit schematic of Fig. 1 for experimental tests, as shown in Fig. 8 . The experimental data was captured using Agilent DSO9104A oscilloscope.
The parameter configurations of the hardware circuit are the same with those of Pspice simulation circuit. In addition to the experimental tests under the sinusoidal excitation signal, more experiment results under a series of pulses are given to discuss the non-volatility and switching rule of the memristor emulator in this section. 
A. TUNABLE THRESHOLDS
The circuit part z is put into an experimental confirmation of practicability. By configuring the test input voltage as v=2sin(2000πt), the experiment results for k = 1, k = 2, and k = 0.5 are presented in Fig. 9 . The experimental waveforms of input signal v and output signal v' are shown in Fig. 9(a) , 9(c), and 9(e). The measured transfer characteristic curves are shown in Fig. 9 (b), 9(d) , and 9(f). Fig. 9 shows that the experimental results agree well with the simulation ones. Observe that when k = 1, v th = 0.35; v th approximately reduces to 0.18 at k = 2; v th nearly reaches 0.69 at k = 0.5. There are some little errors between experimental thresholds and the simulated thresholds, which may arise from signal measurement.
B. HYSTERESIS PINCHED LOOP
The experimentally obtained time-domain waveforms of v, v w , and v G , and PHL at an operating frequency of 5kHz are shown in Fig. 10 (a) and 10(b). The dependence of PHL on the frequency is depicted in Fig. 10(c) .
Based on the measured v G , β is equal to 195 that is close to the simulated one. The above experimental results are consistent with the simulation results, which further validate the three characteristic fingerprints of the memristor emulator.
C. TUNABLE MEMDUCTANCE RATIO
Under the condition of input voltage v = 5sin(10 4 πt), the measured experiment results of single memristor emulator for different memductance ratios β, are shown in Fig. 11 . The experimentally obtained transient waveforms of v, v w , and v G are shown in Fig. 11(a) and 11(c) , and the momentary v − v w characteristics are depicted in Fig. 11(b) and 11(d) . Table 4 gives the comparisons between the experimental β and simulated β. It can be seen that experimental results agree well with the simulation ones. Note that the errors are inevitable to carry out a practical circuit implementation. This is because of the imprecision of circuit element parameters and measurement errors. 
D. NON-VOLATILITY AND STATE SWITCHING
The universal switching method for binary memristor is single-pulse switching, which means one can switch from any initial impedance state to any desired state by applying a single pulse of amplitude A and width w. Non-volatility is an critical feature of the memristor. This feature can be tested by applying a series of pulses at the input terminal. Hence, a series of pulses are used as the stimulation signal to apply across the emulator circuit.
Under a periodic stimulation with V SET = 3V, V read = 0.5V, V RESET = −3V, and w = 8.1µs, the measured v, v w , and v G are shown in Fig. 12(a) .
Observe from Fig. 12(a) that a positive voltage pulse of 8.1µs and 3V switches the system into the low-impedance state. By applying a low voltage pulse of 0.5V, the memristor state can be read based on the measured current. After applying a negative voltage pulse of 8.1µs and −3V, the highimpedance state is recovered. In addition to measuring the current, the impedance state can also be estimated by capturing v G . When the input signal is not applied, the information does not change for a long time, which confirms the nonvolatility of the emulator circuit. In theory, it can store its history memductance state all the time if the power of active devices in the emulator is supplied. To observe the effects of pulse width and pulse amplitude on the state switching, experimental tests under the different w and A are discussed. Fig. 12(b) depicts the experimental results when w varies from 8.1µs to 6.3µs and A keeps unchanged. Fig. 12 (c) depicts the experimental results when A varies from 3V to 1V and w keeps unchanged.
It can be seen from Fig. 12(b) and Fig. 12(c) that the impedance of the circuit does not change all the time and switching failure occurs. This is because that the pulse width is too short or pulse amplitude is too small, which cannot change the impedance state successfully. Fig. 12 (c) further indicates that the read pulse will not change the original memristance, because of its amplitude is too small.
The above experiment results indicate that for a successful switching, the memristor must be programmed with a pulse signal having sufficient large pulse width or amplitude.
According to the enigma resolved by Chua in [29] , the speed of the switching operation is dependent on the amplitude of pulse. To this end, Fig. 13 shows the experiment results when A is 1V, 3V, and 5V, respectively. For the given pulse amplitude 1V, 3V, and 5V, the pulse width is set as 31.4µs, 8.1µs, and 4.8µs, which are the minimum values necessary to switch between two states. Fig. 13 shows that increasing the pulse amplitude results in a faster switching. Conversely, the speed of switching operation reduces when the pulse amplitude decreases.
More experiment results for different w and A are measured and depicted in Fig. 14. Observe that there is a trade-off between the pulse amplitude and pulse width to switch between two memductance values, which is consistent with the real memristor [29] . A shorter switching time requires a higher pulse amplitude. In principle, if A is too small, a sufficient long time can make a successful switching for a linear memristor. However, in respect to a threshold-type memristor, if A is below the threshold voltage, the switching behavior will never occur. To observe the experiment results clearly, the threshold voltage is set as a relatively great value v th = 0.69V. When the pulse amplitude A is 0.68V and pulse width w is 5ms, the measured waveforms of v, v w , and v G are shown in Fig. 15 . Obviously, if A is too small (less than the threshold voltage), the switching will not occur although the pulse width increases, which verify the effect of threshold on the behavior of the memristor.
V. MEMRISTOR EMULATOR BASED LOGIC CIRCUITS
Amongst several promising applications of the memristor, digital logic circuits are gaining considerable attention. Memristor-based digital logic circuits open new pathways for the exploration of advanced computing architectures.
To date, memristor-based logical circuit design methods could be classified as: 1) Material implication (IMPLY): implementing Boolean functions using imply and FLAUSE logic operation [31]- [33] ; 2) Hybrid memristor/CMOS: threshold logic and Boolean logic operation by using memristors and CMOS components [34] - [37] ; 3) All memristive: computation of Boolean logic only based on memristors [38] , [39] ;
Memristor ratioed logic (MRL), belong to the hybrid memristor/CMOS, with the advantages of simple structure and compatibility with CMOS, is a potential memristor-based logic circuit [3] . Hence, the MRL circuits are used to verify the application of the proposed memristor emulator. In such CMOS-compatible logic family, OR and AND logic gates are based on memristors whereas a CMOS NOT gate is used to provide a complete logic operation [33] . A hybrid logic circuit consisting of four memristors and a CMOS inverter can be used to carry out the OR, AND, and XOR gates simultaneously [35] , as shown in Fig. 16(a) . Both OR and AND gates are composed of two memristors connected in series with the opposite polarity, as depicted in Fig. 16(b) and Fig. 16(c) .
The hybrid logic circuit shown in Fig. 16(a) is put into an experimental confirmation, where four memristors are replaced by the proposed memristor emulator circuits. Table 2 has given the parameter configurations of four emulator circuits with a great memductance ratio β = 197.
The test input signal A is a square wave with the frequency of 1kHz, and its magnitude is 5V. The test signal B is a 200Hz square wave with the magnitude of 5V. The experiment results of OR, AND, and XOR logic gates are shown in Fig. 17-Fig. 19 , respectively.
Taking the OR logic gate as an example, the computing process is analyzed. There are four different cases for the input of the OR gate. Input voltages are v A and v B , high level 5V represents logic ''1'', and low level 0V represents logic ''0''. For case 1 and case 2 ( v A = v B = 1 and v A = v B = 0), there is no current passing through from M1 to M2 and the memristance keep unchanged, and thus the output is equal to the input. For case 3(v A = 0, v B = 1), the circuit has a current passing from M2 to M1, which makes the memristance of M1 increases to HRS and the memristance of M2 decreases to LRS. The output voltage is represented as:
Under the condition of case 4 (v A = 1, v B = 0), the circuit has a current passing from M1 to M2, which leads to the memristance of M1 decreases to LRS and the memristance of M2 increases to HRS. Given that HRS LRS, the output voltage is calculated as:
The computing process of AND logic gate is similar with that of OR logic gate, so it will not be discussed in detail. Table 5 and Table 6 further give the detail operation process of OR and AND logic gates. In addition to OR and AND logic gates, XOR gate is also achieved through the circuit of Fig. 16(a) . Similar to the analysis of OR logic gate operation process, input of XOR gate is classified into four cases. For case 1 (v A = v B = 1), case 3(v A = 0, v B = 1) and case 4(v A = 1, v B = 0), the output 1 is in high level, and thus the output 3 is inverted output 2. For case 2 (v A = v B = 0), both output 2 and output 1 are logic ''0''. Hence, the output 3 is also logic ''0''. It can be seen from the theoretical analysis and Fig. 19 that the output 3 can act as an XOR gate. The above experiment results indicate that the proposed emulator circuit can be operated with floating connection and applied in the MRL circuit. Hence, it can offer a platform for the research of the memristor-based circuits.
VI. CONCLUSION
This paper proposes a memristor hardware emulator composed of operational amplifiers, CCIIs, diodes, multiplier, resistors, and capacitor. The experiment results manifest that the proposed circuit has the typical dynamic behaviors of threshold-type binary memristor no matter the sinusoidal signal or a series of pulses are applied. Its application in the MRL circuit verifies that it can be operated with floating connection and used to emulate memristive circuits. The most distinguished features of this emulator circuit is its nonvolatility, tunable thresholds, and a great memductance ratio, which are close to the behavior of real memristor. We expect it to be useful in the design and simulations of circuits with memristors.
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